





6x86 PROCESSOR

Superscalar, Superpipelined,
Sixth-generation, x86 Compatible CPU



Appendix

Ordering Information



1740001

Note 1: For further information concerning P-ratings, order the "6x86 P-Rating White Paper," Order Number 94279-00.



The Cyrix 6x86 CPU part numbers are listed below.

Cyrix 6x86 Part Numbers

PART NUMBER (Note 1)	FREQUENCY (MHz)	
	INTERNAL	BUS
6x86-P90 ⁺ GP	80	40
6x86-P120 ⁺ GP	100	50
6x86-P133 ⁺ GP	110	55
6x86-P150 ⁺ GP	120	60
6x86-P166 ⁺ GP	133	66



Note 1: For further information concerning P-ratings, order the "6x86 P-Rating White Paper," Order Number 94279-00.



INDEX

“1+4” Burst Read Cycle	3-35	CCR5 Bit Definitions	2-30
A <hr/>		Clock Control	3-7
AC Characteristics	4-5	Clock Count for CPU Instructions	6-13
Address Bus	3-9	Clock Count for FPU Instructions	6-29
Address Region Registers (ARRx)	2-31	Configuration Control Registers	2-23
Address Space	2-40	Control Registers	2-13
Architecture Overview	1-1	D <hr/>	
B <hr/>		Data Bus	3-10
Back-Off Timing	3-49	Data Bypassing	1-10
Branch Control	1-11	Data Forwarding	1-7
Burst Cycle Address Sequence	3-34	DC Characteristics	4-4
Burst Write Cycles	3-37	Debug Registers	2-37
Bus Arbitration	3-16	Descriptors	2-16
Bus Arbitration	3-46	Descriptor Table Registers and Descriptors	2-15
Bus Cycle Definition	3-11	Device Identification Registers	2-36
Bus Cycle Types	3-12	DIRx	2-36
Bus Cycles, Non-pipelined	3-29	E <hr/>	
Bus Hold, Signal States During	3-17	Electrical Specifications	4-1
Bus Interface	3-1	Error Codes	2-62
Bus Interface Unit	1-16	EWBE# Timing	3-45
Bus State Definition	3-26	Exceptions	2-56
C <hr/>		Exceptions in Real Mode	2-61
Cache Coherency Signals	3-18	F <hr/>	
Cache Control	3-14	Flags Register	2-9
Cache Control Timing	3-43	Floating Point Unit	1-15
Cache Disable	2-34	FPU Error Interface	3-19
Cache Inquiry Cycles	3-50	FPU Operations	2-75
Cache Units	1-12	Functional Blocks	1-1
Caches, Memory	2-52	Functional Timing	3-25
CCR0 Bit Definitions	2-25	G <hr/>	
CCR1 Bit Definitions	2-26	Gates and Protection	2-73
CCR2 Bit Definitions	2-27		
CCR3 Bit Definitions	2-28		
CCR4 Bit Definitions	2-29		

<hr/>		Non-pipelined Bus Cycles	3-29
I/O Address Space	2-41	O <hr/>	
Initialization and Protected Mode	2-73	Offset Mechanism	2-42
Initialization of the CPU	2-1	Out-of-order Processing	1-4
Instruction Fields, General	6-2	P <hr/>	
Instruction Line Cache	1-13	Package, Mechanical Drawing	5-4
Instruction Pointer Register	2-9	Paging Mechanisms (Detail)	2-45
Instruction Set Overview	2-3	Paging Mechanisms (Introduction)	1-14
Instruction Set Encodings and Summary		Paging - Traditional Mechanism	2-45
Instruction Set Summary	6-1	Paging - Variable-Size Paging Mechanism	2-51
Instruction Set Tables		Pin Diagram, 296-Pin SPGA Package	5-1
Assumptions	6-12	Pin List, Sorted by Pin Number	5-2
Integer Unit	1-2	Pin List, Sorted by Signal Name	5-3
Interrupt Acknowledge Cycles	3-41	Pipeline Stages	1-3
Interrupt and Exception		Pipelined Bus Cycles	3-38
Priorities	2-59	Power and Ground Connections	4-1
Interrupt Control	3-13	Power Management Interface	3-22
Interrupt Vectors	2-57	Power Management Interface Timing	3-61
Interrupts and Exceptions	2-55	Privilege Level, Requested	2-8
J <hr/>		Privilege Levels	2-71
JTAG Interface	3-24	Programming Interface	2-1
L <hr/>		Protected Mode Address Calculation	2-44
LBA#	2-35	Protection, Segment and Page	2-71
Lines, within the Cache	2-53	Pull-Up and Pull-Down Resistors	4-1
Lock Prefix	2-3	R <hr/>	
M <hr/>		RAW Dependency Example	1-8
Maximum Ratings, Absolute	4-2	Recommended Operating Conditions	4-3
Memory Addressing	2-43	Region Control Registers (RCRx)	2-33
Memory Addressing Methods	2-41	Register Renaming	1-4
Memory Management Unit	1-14	Register Sets	2-4
MESI States, Unified Cache	2-52	Registers, Control	2-13
Mode State Diagram	2-70	Registers, General Purpose	2-4
N <hr/>		Registers, 6x86 Configuration	2-23
NC and Reserved Pins	4-1	Registers, System Set	2-11
		Requested Privilege Level	2-8
		Reset Control	3-7
		RESET Timing	3-25

S <hr/>		Translation Lookaside Buffer	2-45
Scatter/Gather Buffer Interface	3-19	Translation Lookaside Buffer Testing	2-47
Scatter/Gather Buffer		U <hr/>	
Interface Timing	3-56	Unified Cache	1-12
Sectors, Cache	2-53	Unified Cache Testing	2-53
Segment Registers	2-7	V <hr/>	
Selector Mechanism	2-44	Variable-Size Paging	
Selectors	2-7	Mechanism	1-14
Shutdown and Halt	2-69	Variable-Size Paging	
Signal Description Table	3-2	Mechanism	2-51
Signal Groupings	3-1	Virtual 8086 Mode	2-74
SMI# Interrupt Timing	3-42	W <hr/>	
System Management Mode (SMM)	2-63	WAR Dependency Example	1-5
SMM Instructions	2-67	WAW Dependency Example	1-6
SMM Memory Space	2-68	Weak Locking	2-34
SMM Memory Space Header	2-65	Weak Write Ordering	2-34
SMM Operation	2-64	Write Gathering	2-35
Stop Grant (Special Bus Cycle)	3-12	Write Through	2-35
Stop Grant and SUSP#	3-22		
Speculative Execution	1-12		
Suspend Mode, HALT Initiated	3-62		
Suspend Mode, Signal States During	3-23		
System Management Mode	2-63		
T <hr/>			
Task Register	2-20		
Test Registers	2-39		
Testing of the Unified Cache	2-53		
Thermal Characteristics	5-6		
Timing, Functional	3-25		

Cyrix Worldwide Offices

United States

Corporate Office

Richardson, Texas

Tel: (214) 968-8388

Fax: (214) 699-9857

Tech Support and Sales: (800) 462-9749

Internet: tech_support@cyrix.com

BBS: (214) 968-8610 (up to 28.8K baud)

See us on the Internet Worldwide Web:

<http://www.cyrix.com>

Europe

United Kingdom

Cyrix International Ltd.

Tel: +44 (0) 1 793 417777

Fax: +44 (0) 1 793 417770

Japan

Cyrix K.K.

Tel: 81-45-471-1661

Fax: 81-45-471-1666

Taiwan

Cyrix International, Inc.

Tel: 886-2-718-4118

Fax: 886-2-719-5255

Hong Kong

Cyrix International, Inc.

Tel: (852) 2485-2285

Fax: (852) 2485-2920

Cyrix Corporation
P.O. Box 850118
Richardson, TX 75085-0118
Tel: (214) 968-8388
Fax: (214) 699-9857