


TMS44C251
262,144 BY 4-BIT MULTI-PORT VIDEO RAM

TEXAS INSTR (ASIC/MEMORY) 25E D AUGUST 1988

- **DRAM: 262,144 Words × 4 Bits**
SAM: 512 Words × 4 Bits
- **Dual Port Accessibility—Simultaneous and Asynchronous Access from the DRAM and SAM Ports**
- **Bidirectional Data Transfer Function** Between the DRAM and the Serial Data Register
- **4 × 4 Block Write Feature for Fast Area Fill Operations.** As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register
- **Write Per Bit Feature for Selective Write to Each RAM I/O.** Two Write Per Bit Modes to Simplify System Design
- **Enhanced Page Mode Operation for Faster Access**
- **CAS-before-RAS and Hidden Refresh Modes**
- **RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design**
- **Long Refresh Period . . . Every 8 ms (Max)**
- **DRAM Port is Compatible with the TMS44C256**
- **Up to 33 MHz Uninterrupted Serial Data Streams**
- **Split Serial Data Register for Simplified Realtime Register Reload**
- **3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams**
- **512 Selectable Serial Register Starting Locations**
- **All Inputs and Outputs TTL Compatible**
- **Performance Ranges:**

	ACCESS TIME	ACCESS TIME	ACCESS TIME	ACCESS TIME
	ROW ADDRESS (MAX)	COLUMN ENABLE (MAX)	SERIAL DATA (MAX)	SERIAL ENABLE (MAX)
	t _a (R)	t _a (C)	t _a (SC)	t _a (SE)
TMS44C251-10	100 ns	25 ns	30 ns	20 ns
TMS44C251-12	120 ns	35 ns	35 ns	25 ns
TMS44C251-15	150 ns	45 ns	40 ns	30 ns

- **Texas Instruments EPIC™ CMOS Process**



PIN NOMENCLATURE	
AO-A8	Address Inputs
CAS	Column Enable
DQ0-DQ3	DRAM Data In-Out/ Write Mask Bit
SE	Serial Enable
RAS	Row Enable
SC	Serial Data Clock
SDQ0-SDQ3	Serial Data In-Out
TRG	Transfer Register/Q Output Enable
W	Write Mask Select/ Write Enable
DSF	Special Function Select
QSF	Split Register Activity Status
VCC	5-V Supply (TYP)
VSS	Ground
GND	Ground (Important: not connected to internal VSS)

Dynamic RAMs

4

ADVANCE INFORMATION

EPIC is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1988, Texas Instruments Incorporated

description

The TMS44C251 Multipoint Video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262,144 words of 4 bits each, interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The TMS44C251 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the TMS44C251 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512 x 4 bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 512 x 4 bit serial data register can be written to the memory row (transfer write).

The TMS44C251 is equipped with several features designed to provide higher system level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's novel 4 x 4 Block Write Mode. Block Write mode allows four bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 16 bits of data can be written to memory during each CAS cycle time. Also on the DRAM port, a write mask register provides a persistent write per bit mode without repeated mask loading.

On the serial register, or SAM port, the TMS44C251 offers a split register transfer read (DRAM to SAM) option which enables realtime register reload implementation for truly continuous serial data streams, without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register reload implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single register mode of operation is retained to simplify system design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.


The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During split register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate open drain output, designated QSF, is included to designate which half of the serial register is active at any given time in split register mode.

All inputs, outputs, and clock signals on the TMS44C251 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The TMS44C251 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS44C251 is offered in a 28-pin small-outline J-leaded package (DJ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers. It is also offered in a 400-mil, 28-pin zig-zag in-line package (SD suffix). Both packages are characterized for operation from 0°C to 70°C (L suffix).

The TMS44C251 and other Multipoint Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments, including the TMS34010 Graphics System Processor.



Dynamic RAMs

4



TEXAS INSTR (ASIC/MEMORY) 25E D
 DETAILED PIN DESCRIPTION vs OPERATIONAL MODE

Dynamic RAMS

4

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable	Tap Address Strobe	
DQi	DRAM Data I/O Write Mask Bits		
SE		Serial-In Mode Enable	Serial Enable
RAS	Row Enable	Row Enable	
SC			Serial Clock
SDQi			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
W	Write Enable Write per Bit Select	Transfer Write Enable	
DSF	Block Write Enable	Split Register Enable	
	Persistent Write per Bit Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		
	Write per Bit Mask Load Enable		
QSF			Split Register Active Status
VCC		5-V Supply (typical)	
VSS		Device Ground	
GND		System Ground	

operation

random access operation

Refer to Table 1, Functional Truth Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T."

transfer register select and DQ enable (TRG)

The TRG pin selects either register or random access operation as RAS falls. For random access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See "Transfer Operation" for details.)

During random access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

addresses (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of RAS. Then, the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of CAS.

RAS and CAS address strobes and device control clocks

$\overline{\text{RAS}}$ is a control input that latches the states of the row address, $\overline{\text{W}}$, $\overline{\text{TRG}}$, $\overline{\text{SE}}$, $\overline{\text{CAS}}$, and DSF onto the chip to invoke the various DRAM and Transfer functions of the TMS44C251. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is a control input that latches the states of the column address and DSF to control various DRAM and Transfer functions. $\overline{\text{CAS}}$ also acts as an output enable for the DRAM output pins.

special function select (DSF)

The Special Function Select input is latched on the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, similarly to an address, and serves four functions. First, during write cycles DSF invokes persistent write per bit operation. If $\overline{\text{TRG}} = 1$, $\overline{\text{W}} = 0$, and DSF = 0 on the falling edge of $\overline{\text{RAS}}$, the write mask will be reloaded with the data present on the DQ pins. If DSF = 1, the mask will not be reloaded but will retain the data from the last mask reload cycle.

Second, DSF is used to change the internally stored write per bit mask register (or write mask) via the load write mask cycle. The data present on the DQ pins when $\overline{\text{W}}$ falls is written to the write mask rather than to the addressed memory location. See "Delayed Write Cycle Timing" and the accompanying "Write Cycle State Table" in the timing diagram section. Once the write mask is loaded, it can be used on subsequent masked write per bit cycles. This feature allows systems with a common address and data bus to use the write per bit feature, eliminating the time needed for multiplexing the write mask and input data on the data bus.

Third, DSF is used to load an on-chip four-bit data, or "color," register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using a 4×4 Block Write feature. The load color register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Once the color register is loaded, it retains data until power is lost or until another load color register cycle is performed.

After loading the color register, the block write cycle can be enabled by holding DSF high on the falling edge of $\overline{\text{CAS}}$. During block write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of $\overline{\text{CAS}}$. The two least significant addresses (A0-A1) are replaced by the four DQ bits, which are also latched on the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ falling. These four bits are used as an address mask and indicate which of the four column address locations addressed by A2-A8 will be written with the contents of the color register during the write cycle, and which ones will not. DQ0 enables a write to column address A1 = 0, A0 = 0; DQ1 enables a write to A1 = 0, A0 = 1; DQ2 enables a write to A1 = 1, A0 = 0; and DQ3 enables a write to A1 = 1, A0 = 1. A logic level 1 enables a write and a logic level 0 disables the write. A maximum of 16 bits can be written to memory during each $\overline{\text{CAS}}$ cycle (see Figure 1, Block Write Diagram).

Fourth, the DSF pin is used to invoke the split register transfer and serial access operation, described in the sections "Transfer Operation" and "Serial Operation."

Dynamic RAMS

4




FIGURE 1. BLOCK WRITE DIAGRAM

write enable, write per bit enable (\overline{W})

The \overline{W} pin enables data to be written to the DRAM and also is used to select the DRAM write per bit mode of operation. A logic high level on the \overline{W} input selects the read mode and logic low level selects the write mode. In an Early Write cycle, \overline{W} is brought low before \overline{CAS} and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding \overline{W} low on the falling edge of \overline{RAS} will invoke the write per bit operation. Two modes of write per bit operation are supported.

Case 1. If $DSF=0$ on the falling edge of \overline{RAS} , the write mask is reloaded. Accordingly, a four-bit binary code (the write per bit mask) is input to the device via the random DQ pins and is latched on the falling edge of \overline{RAS} . The write per bit mask selects which of the four random I/Os are written and which are not. After \overline{RAS} has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of \overline{CAS} or \overline{W} . If a 0 was strobed into a particular I/O pin on the falling edge of \overline{RAS} , data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of \overline{RAS} , data will be written to that I/O.

Case 2. If $DSF=1$ on the falling edge of \overline{RAS} , the mask is not reloaded from the DQ pins but instead retains the value stored during the last write per bit mask reload. This mode of operation is known as Persistent Write per Bit, since the write per bit mask is persistent over an arbitrary number of cycles.

See the corresponding timing diagrams for details. **IMPORTANT:** The write per bit operation is invoked only if \overline{W} is held low on the falling edge of \overline{RAS} . If \overline{W} is held high on the falling edge of \overline{RAS} , write per bit is not enabled and the write operation is identical to that of standard $\times 4$ DRAMs.

data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of \overline{W} strobes data into the on-chip data latches. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low. Thus, the data will be strobed-in by \overline{W} with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as Data-in. The outputs are in the high impedance (floating) state as long as \overline{CAS} or \overline{TRG} is held high. Data will not appear at the outputs until after both \overline{CAS} and \overline{TRG} have been brought low. Once the outputs are valid, they remain valid while \overline{CAS} and \overline{TRG} are low. \overline{CAS} or \overline{TRG} going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS44C251 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after $t_{a(C)}$ max (access time from \overline{CAS} low), if $t_{a(CA)}$ max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of $t_{a(C)}$ or $t_{a(CP)}$ (access time from rising edge of \overline{CAS}).

TEXAS INSTR (ASIC/MEMORY) 25E D

Dynamic RAMs

4

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to 3x can be achieved, compared to minimum RAS cycle times. The maximum number of columns that may be accessed is determined by the maximum RAS low time and page mode cycle time used. The TMS44C251 allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single RAS low period using relatively conservative page mode cycle times.

During write per bit operations, the DQ pins are used to load the write per bit mask register using either mode of write per bit operation described above under the W pin description.

During block write operations, the DQ pins are used to load the on-chip color register during the load color register cycle and are also used as a write enable during block write cycles.

refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless CAS is applied), the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

GND

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground to ensure proper device operation.

IMPORTANT: GND is not connected internally to VSS.

CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.

TABLE 1. FUNCTIONAL TRUTH TABLE

T-46-23-17

TYPE†	RAS FALL					CAS FALL	ADDRESS		DQ0-3		FUNCTION
	CAS	TRG	W	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W	
R	0	X	1	X	X	X	X	X	X	X	CAS-BEFORE-RAS REFRESH
T	1	0	0	X	0	X	ROW ADDR	TAP POINT	X	X	REGISTER TO MEMORY TRANSFER (TRANSFER WRITE)
T	1	0	0	1	X	X	ROW ADDR	TAP POINT	X	X	ALTERNATE TRANSFER WRITE (INDEPENDENT OF SE)
T	1	0	0	0	1	X	REFRESH ADDR	TAP POINT	X	X	SERIAL WRITE-MODE ENABLE (PSEUDO-TRANSFER WRITE)
T	1	0	1	0	X	X	ROW ADDR	TAP POINT	X	X	MEMORY TO REGISTER TRANSFER (TRANSFER READ)
T	1	0	1	1	X	X	ROW ADDR	TAP POINT	X	X	SPLIT REGISTER TRANSFER READ (MUST RELOAD TAP)
R	1	1	0	0	X	0	ROW ADDR	COL ADDR	WRITE MASK	VALID DATA	LOAD AND USE WRITE MASK, WRITE DATA TO DRAM
R	1	1	0	0	X	1	ROW ADDR	COL A2-A8	WRITE MASK	ADDR MASK	LOAD AND USE WRITE MASK, BLOCK WRITE TO DRAM
R	1	1	0	1	X	0	ROW ADDR	COL ADDR	X	VALID DATA	PERSISTENT WRITE PER BIT, WRITE DATA TO DRAM
R	1	1	0	1	X	1	ROW ADDR	COL A2-A8	X	ADDR MASK	PERSISTENT WRITE PER BIT, BLOCK WRITE TO DRAM
R	1	1	1	0	X	0	ROW ADDR	COL ADDR	X	VALID DATA	NORMAL DRAM READ/WRITE (NON MASKED)
R	1	1	1	0	X	1	ROW ADDR	COL A2-A8	X	ADDR MASK	BLOCK WRITE TO DRAM (NON MASKED)
R	1	1	1	1	X	0	REFRESH ADDR	X	X	WRITE MASK	LOAD WRITE MASK
R	1	1	1	1	X	1	REFRESH ADDR	X	X	COLOR DATA	LOAD COLOR REGISTER

†R = RANDOM ACCESS OPERATION; T = TRANSFER OPERATION
 ‡DQ0-3 ARE LATCHED ON THE LATER OF W OR CAS FALLING EDGE.
 ADDR MASK = 1 WRITE TO ADDRESS LOCATION ENABLED
 WRITE MASK = 1 WRITE TO I/O ENABLED

Dynamic RAMs

4

random port to serial port interface




FIGURE 2. BLOCK DIAGRAM SHOWING ONE RANDOM AND ONE SERIAL I/O INTERFACE

random address space to serial address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of $\overline{\text{CAS}}$ during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until $\overline{\text{CAS}}$ is again brought low during any transfer cycle. Thus, the start address can be set once and $\overline{\text{CAS}}$ held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

split register mode random address to serial address space mapping

In split register transfer operation, the serial data register is split into halves, the low half containing bits 0 through 255 and the high half containing bits 256 through 511. When a split register transfer cycle is performed, the tap address must be strobed in on the falling edge of $\overline{\text{CAS}}$. The most significant column address bit (A8) determines which register half will be reloaded from the memory array. The eight remaining column address bits (A0-A7) are used to select the SAM starting location for the register half selected by A8. Thus when bit 255 or 511 is reached, the next bit read out will be from the previously loaded start location.

To guarantee proper operation when using the split register read transfer feature, a non-split register transfer must precede any split register sequence. The serial start address must be supplied for every split register transfer.

transfer operations

As illustrated in Table 1, the TMS44C251 supports five basic transfer modes of operation:

1. Normal Write Transfer (SAM to DRAM)
2. Alternate Write Transfer (independent of the state of \overline{SE})
3. Pseudo Write Transfer (Switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
4. Normal Read Transfer (Transfer entire contents of DRAM to SAM)
5. Split Register Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)

transfer register select (\overline{TRG})

Transfer operations between the memory array and the data registers are invoked by bringing \overline{TRG} low before \overline{RAS} falls. The states of \overline{W} , \overline{SE} , and DSF , which are also latched on the falling edge of \overline{RAS} , determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles, \overline{TRG} going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before \overline{TRG} goes high will remain valid until the first positive transition of SC after \overline{TRG} goes high. The data at SDQ will then switch to new data beginning from the selected start, or "tap," position.

transfer write enable (\overline{W})

In register transfer mode, \overline{W} determines whether a read or a write transfer will occur. To perform a write transfer, \overline{W} and \overline{SE} are held low as \overline{RAS} falls. If \overline{SE} is high during this transition, no transfer of data from the data register to the memory array occurs, but the $SDQs$ are put into the input mode. This allows serial data to be input into the SAM. An alternative way to perform the transfer write cycle is by holding DSF high on the falling edge of \overline{RAS} . In this way, the state of \overline{SE} is a Don't Care as \overline{RAS} falls. To perform a read transfer operation, \overline{W} is held high and \overline{SE} is a Don't Care as \overline{RAS} falls. This cycle also puts the $SDQs$ into the read mode, allowing serial data to be shifted out of the data register. (See Table 2.)

column enable (\overline{CAS})

If \overline{CAS} is brought low during a control cycle, the address present on the pins $A0$ through $A8$ will become the new register start location. If \overline{CAS} is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which \overline{CAS} went low to set the tap address.

addresses ($A0$ through $A8$)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of $A0$ - $A8$ are latched on the falling edge of \overline{RAS} to select one of 512 rows for the transfer operation.

To select one of the 512 positions in the SAM from which the first serial data will be read out, the appropriate 9-bit column address ($A0$ - $A8$) must be valid when \overline{CAS} falls. However, the \overline{CAS} and start (tap) position need not be supplied every cycle, only when changing to a different start position.

In split register transfer mode, the most significant column address bit ($A8$) selects which half of the register will be reloaded from the memory array. The remaining eight addresses ($A0$ - $A7$) determine the register starting location for the register to be reloaded.

special function input (DSF)

In read transfer mode, holding DSF high on the falling edge of \overline{RAS} selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of \overline{CAS} . If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing \overline{TRG} to the serial clock.

The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings $t_d(SCTR)$ and $t_d(THSC)$ must be met.

In write transfer mode, holding DSF high on the falling edge of \overline{RAS} permits use of an alternate mode of transfer write. This mode allows \overline{SE} to be high on the falling edge of \overline{RAS} without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

serial access operation

Refer to Tables 2 and 3 for the following discussion on serial access operation.

serial clock (SC)

Data (SDQ) is accessed in or out of the data registers on the rising edge of SC. The TMS44C251 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when \overline{SE} is low during write mode and data is output from the device when \overline{SE} is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

serial enable (\overline{SE})

The Serial Enable pin has two functions: first, it is latched on the falling edge of \overline{RAS} , with both \overline{TRG} and \overline{W} low to select one of the transfer functions (see Table 3). If \overline{SE} is low during this transition, then a transfer write occurs. If \overline{SE} is high as \overline{RAS} falls and DSF is low, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register. NOTE: All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

Second, during serial access operations, \overline{SE} is used as an SDQ enable/disable. In the write mode, \overline{SE} is used as an input enable. \overline{SE} high disables the input and \overline{SE} low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode, \overline{SE} high disables the output and \overline{SE} low enables the output.

IMPORTANT: While \overline{SE} is held high, the serial clock is NOT disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of \overline{SE} . This ungated serial clock scheme minimizes access time of serial output from \overline{SE} low since the serial clock input buffer and the serial address counter are not disabled by \overline{SE} .

split register active status output (QSF)

QSF is an OPEN DRAIN output pin. During the split register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

QSF changes state upon crossing the boundary between the two register halves. When the SAM is not operating in split register mode, the QSF output remains in the high-impedance state.

QSF is designed as an open drain output to allow OR-tying of QSF outputs from several chips. Thus, an external pull-up resistor is required for the zero to one transition on QSF and the output risetime is determined by the load capacitance and the value of the pull-up resistor. The specification for QSF switching time assumes a pull-up resistor of 820 ohms and a load capacitance of 50 picofarads.

TABLE 2. TRANSFER OPERATION LOGIC

TRG	W	SE	DSF	MODE
0	0	0	X	Register to memory (write) transfer
0	0	X	1	Alternate register to memory transfer
0	0	1	0	Serial write mode enable
0	1	X	0	Memory to register (read) transfer
0	1	X	1	Split register read transfer

NOTE: Above logic states are assumed valid on the falling edge of \overline{RAS} .

TABLE 3. SERIAL OPERATION LOGIC

LAST TRANSFER CYCLE	SE	SDQ
Alternate register to memory	1	Input Disabled
Serial write mode enable [†]	0	Input Enable
Serial write mode enable [†]	1	Input Disable
Memory to register, split register	0	Output Enabled
Memory to register, split register	1	Hi-Z

[†]Pseudo transfer write

power up

After power up, the power supply must remain at its steady-state value for 1 μ s. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing two \overline{RAS} cycles before proper device operation is achieved.

Dynamic RAMs

4

ADVANCE INFORMATION

absolute maximum ratings over operating free-air temperature†

Voltage on any pin except DQ and SDQ (see Note 1)	-1.0 V to 7.0 V
Voltage on DQ and SDQ (see Note 1)	-1.0 V to VCC
Voltage range on VCC (see Note 1)	0.0 V to 7 V
Short circuit output current (per output)	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5.0	5.5	V
VSS	Supply voltage		0.0		V
V _{IH}	High-level input voltage	2.4		VCC	V
V _{IL}	Low-level input voltage (see Note 2)	-1.0		0.8	V
V _{OH}	High-level output voltage	2.4		VCC	V
V _{OL}	Low-level output voltage	-1.0		0.4	V
T _A	Operating free-air temperature	0	25	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions

PARAMETER	TEST CONDITIONS	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High level output voltage I _{OH} = -5.0 mA	2.4		2.4		2.4		V
V _{OL}	Low level output voltage I _{OL} = 4.2 mA		0.4		0.4		0.4	V
V _{OL(QSF)}	QSF low level output voltage I _{OL(QSF)} = 6 mA		0.4		0.4		0.4	V
I _L	Input leakage current V _I = 0 V to 5.8 V V _{CC} = 5.5 V All other pins = 0 V to V _{CC}		±10		±10		±10	µA
I _O	Output current leakage V _O = 0 V to V _{CC} V _{CC} = 5.5 V		±10		±10		±10	µA

PARAMETER	SAM PORT	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
I _{CC1}	Operation current t _{c(RW)} = Minimum		90		80		70	mA
I _{CC1A}	t _{c(SC)} = Minimum		110		95		85	
I _{CC2}	Standby current All Clocks = V _{CC}		5		5		5	
I _{CC2A}	t _{c(SC)} = Minimum		35		30		30	
I _{CC3}	RAS-only refresh current t _{c(RW)} = Minimum		90		80		70	
I _{CC3A}	t _{c(SC)} = Minimum		110		95		85	
I _{CC4}	Page mode current t _{c(P)} = Minimum		50		45		40	
I _{CC4A}	t _{c(SC)} = Minimum		60		55		50	
I _{CC5}	CAS-before-RAS current t _{c(RW)} = Minimum		80		70		65	
I _{CC5A}	t _{c(SC)} = Minimum		110		95		85	
I _{CC6}	Data transfer current t _{c(RW)} = Minimum		90		80		70	
I _{CC6A}	t _{c(SC)} = Minimum		110		95		85	

Dynamic RAMs

4

ADVANCE INFORMATION

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 3)

Dynamic RAMs

4

ADVANCE INFORMATION

PARAMETER		MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		6	pF
C _{i(RC)}	Input capacitance, strobe inputs		7	pF
C _{i(W)}	Input capacitance, write enable input		7	pF
C _{i(SC)}	Input capacitance, serial clock		7	pF
C _{i(SE)}	Input capacitance, serial enable		7	pF
C _{i(DSF)}	Input capacitance, special function		7	pF
C _{i(TRG)}	Input capacitance, transfer register input		7	pF
C _{oO}	Output capacitance, SDQ and DQ		7	pF
C _{o(QSF)}	Output capacitance, QSF		10	pF

NOTE 3: V_{CC} equal to 5.0 V ± 0.5 V and the bias on pins under test is 0.0 V.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Note 4)

PARAMETER	TEST CONDITION	ALT. SYMBOL	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from $\overline{\text{CAS}}$	t _d (RLCL) = MAX	t _{CAC}	25	30	35	ns		
t _{a(CA)}	Access time from column address	t _d (RLCL) = MAX	t _{CAA}	50	60	75	ns		
t _{a(CP)}	Access time from $\overline{\text{CAS}}$ high	t _d (RLCL) = MAX	t _{CAP}	55	65	80	ns		
t _{a(R)}	Access time from $\overline{\text{RAS}}$	t _d (RLCL) = MAX	t _{RAC}	100	120	150	ns		
t _{a(G)}	Access time of Q from TRG low		t _{OEA}	25	35	45	ns		
t _{a(SQ)}	Access time of SQ from SC high	C1 = 50 pF	t _{SCA}	30	35	40	ns		
t _{a(SE)}	Access time of SQ from $\overline{\text{SE}}$ low	C1 = 50 pF	t _{SEA}	20	25	30	ns		
t _{a(QSF)}	Access time of QSF from SC high	C1 = 50 pF See Figure 3		60	60	60	ns		
t _{dis(CH)}	Random output disable time from $\overline{\text{CAS}}$ high	C1 = 100 pF	t _{OFF}	0 25	0 30	0 35	ns		
t _{dis(G)}	Random output disable time from TRG high	C1 = 100 pF	t _{OEZ}	0 25	0 30	0 35	ns		
t _{dis(SE)}	Serial output disable time from $\overline{\text{SE}}$ high	C1 = 50 pF	t _{SEZ}	20	20	25	ns		

NOTE 4: Switching times assume C1 = 100 pF unless otherwise noted.



TMS44C251
262,144 BY 4-BIT MULTIPOINT VIDEO RAM

TEXAS INSTR (ASIC/MEMORY) 25E D

timing requirements over recommended supply voltage range and operating free-air temperature range†

	ALT. SYMBOL	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (rd) Read cycle time (see Note 5)	t _{RC}	190		220		260		ns
t _c (W) Write cycle time	t _{WC}	190		220		260		ns
t _c (rdW) Read-modify-write cycle time	t _{RWC}	265		305		355		ns
t _c (P) Page-mode read, write cycle time	t _{PC}	60		70		90		ns
t _c (RDWP) Page-mode read-modify-write cycle time	t _{RWC}	125		150		180		ns
t _c (TRD) Transfer read cycle time	t _{RC}	190		220		260		ns
t _c (TW) Transfer write cycle time	t _{WC}	190		220		260		ns
t _c (SC) Serial clock cycle time	t _{SCC}	30		35		40		ns
t _w (CH) Pulse duration, $\overline{\text{CAS}}$ high	t _{CP}	20		25		35		ns
t _w (CL) Pulse duration, $\overline{\text{CAS}}$ low (see Note 6)	t _{CAS}	25	75,000	35	75,000	40	75,000	ns
t _w (RH) Pulse duration, $\overline{\text{RAS}}$ high	t _{RP}	80		90		100		ns
t _w (RL) Pulse duration, $\overline{\text{RAS}}$ low (see Note 7)	t _{RAS}	100	75,000	120	75,000	150	75,000	ns
t _w (WL) Pulse duration, $\overline{\text{W}}$ low	t _{WP}	25		25		35		ns
t _w (TRG) Pulse duration, $\overline{\text{TRG}}$ low		25		35		40		ns
t _w (SCH) Pulse duration, SC high	t _{SC}	10		12		15		ns
t _w (SCL) Pulse duration, SC low	t _{SCP}	10		12		15		ns
t _{su} (CA) Column address setup time	t _{ASC}	0		0		0		ns
t _{su} (SFC) DSF setup time before $\overline{\text{CAS}}$ low		0		0		0		ns
t _{su} (RA) Row address setup time	t _{ASR}	0		0		0		ns
t _{su} (WMR) $\overline{\text{W}}$ setup time before $\overline{\text{RAS}}$ low	t _{WSR}	0		0		0		ns
t _{su} (DQR) DQ setup time before $\overline{\text{RAS}}$ low	t _{MS}	0		0		0		ns
t _{su} (TRG) $\overline{\text{TRG}}$ setup time before $\overline{\text{RAS}}$ low	t _{TL}	0		0		0		ns
t _{su} (SE) $\overline{\text{SE}}$ setup time before $\overline{\text{RAS}}$ low	t _{ESR}	0		0		0		ns
t _{su} (SFR) DSF setup time before $\overline{\text{RAS}}$ low		0		0		0		ns
t _{su} (DCL) Data setup time before $\overline{\text{CAS}}$ low	t _{DSC}	0		0		0		ns
t _{su} (DWL) Data setup time before $\overline{\text{W}}$ low	t _{DSW}	0		0		0		ns
t _{su} (rd) Read command setup time	t _{RCS}	0		0		0		ns
t _{su} (WCL) Early write command setup time before $\overline{\text{CAS}}$ low	t _{WCS}	-5		-5		-5		ns
t _{su} (WCH) Write setup time before $\overline{\text{CAS}}$ high	t _{CWL}	25		30		35		ns
t _{su} (WRH) Write setup time before $\overline{\text{RAS}}$ high with $\overline{\text{TRG}} = \overline{\text{W}} = \text{low}$	t _{RWL}	35		40		45		ns
t _{su} (SDS) SD setup time before SC high	t _{SDS}	3		3		3		ns
t _h (CLCA) Column address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	20		20		25		ns
t _h (SFC) DSF hold time after $\overline{\text{CAS}}$ low		20		20		25		ns
t _h (RA) Row address hold time after $\overline{\text{RAS}}$ low	t _{RAH}	15		15		20		ns
t _h (TRG) $\overline{\text{TRG}}$ hold time after $\overline{\text{RAS}}$ low	t _{TLH}	15		15		20		ns
t _h (SE) $\overline{\text{SE}}$ hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TRG}} = \overline{\text{W}} = \text{low}$	t _{REH}	15		15		20		ns
t _h (RWM) Write mask, transfer enable hold time after $\overline{\text{RAS}}$ low	t _{RWH}	15		15		20		ns

Continued next page.

†Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 5. All cycle times assume t_t = 5 ns.

6. In a read-modify-write cycle, t_d(CLWL) and t_{su}(WCH) must be observed. Depending on the user's transition times, this may require additional $\overline{\text{CAS}}$ low time (t_w(CL)).

7. In a read-modify-write cycle, t_d(RLWL) and t_{su}(WRH) must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time (t_w(RL)).

Dynamic RAMs

4

ADVANCE INFORMATION



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

timing requirements over recommended supply voltage range and operating free-air temperature range†
(continued)

Dynamic RAMS

4

ADVANCE INFORMATION

	ALT. SYMBOL	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _h (RDQ) DQ hold time after \overline{RAS} low (write mask operation)	t _{MH}	15		15		20		ns
t _h (SFR) DSF hold time after \overline{RAS} low		15		15		20		ns
t _h (RLCA) Column address hold time after \overline{RAS} low (see Note 8)	t _{AR}	45		45		55		ns
t _h (CLD) Data hold time after \overline{CAS} low	t _{DH}	25		30		40		ns
t _h (RLD) Data hold time after \overline{RAS} low (see Note 8)	t _{DHR}	50		55		70		ns
t _h (WLD) Data hold time after \overline{W} low	t _{DH}	25		30		40		ns
t _h (CHrd) Read hold time after \overline{CAS} (see Note 9)	t _{RCH}	0		0		0		ns
t _h (RHrd) Read hold time after \overline{RAS} (see Note 9)	t _{RRH}	10		10		10		ns
t _h (CLW) Write hold time after \overline{CAS} low	t _{WCH}	25		35		45		ns
t _h (RLW) Write hold time after \overline{RAS} low	t _{WCR}	50		60		75		ns
t _h (WLG) TRG hold time after \overline{W} low (see Note 10)	t _{OEH}	25		30		40		ns
t _h (SDS) SD hold time after SC high	t _{SDH}	5		5		5		ns
t _h (SHSQ) SQ hold time after SC high	t _{SOH}	10		10		10		ns
t _d (RLCH) Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	100		120		150		ns
t _d (CHRL) Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		0		ns
t _d (CLRH) Delay time \overline{CAS} low to \overline{RAS} high, write (see Note 11)	t _{RSH}	35		40		45		ns
t _d (CLWL) Delay time, \overline{CAS} low to \overline{W} low (see Notes 12 and 13)	t _{CWD}	60		75		90		ns
t _d (RLCL) Delay time, \overline{CAS} low to \overline{CAS} low (see Notes 14 and 15)	t _{RCD}	25	75	25	85	30	110	ns
t _d (CARH) Delay time, column address to \overline{RAS} high	t _{RAL}	50		60		75		ns
t _d (CACH) Delay time, column address to \overline{CAS} high	t _{CAL}	50		60		75		ns
t _d (RLWL) Delay time, \overline{RAS} low to \overline{W} low (see Note 12)	t _{RWD}	135		160		195		ns
t _d (CAWL) Delay time, column address to \overline{W} low (see Note 12)	t _{AWD}	85		100		120		ns
t _d (RLCH) Delay time, \overline{RAS} low to \overline{CAS} high (see Note 16)	t _{CHR}	25		25		30		ns
t _d (CLRL) Delay time, \overline{CAS} low to \overline{RAS} low (see Note 16)	t _{CSR}	10		10		15		ns
t _d (RHCL) Delay time \overline{RAS} high to \overline{CAS} low (see Note 16)	t _{RCP}	5		5		5		ns
t _d (CLGH) Delay time, \overline{CAS} low to TRG high	t _{CTH}	25		35		40		ns

Continued next page.

†Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 8. The minimum value is measured when t_d(RLCL) is set to t_d(RLCL) min as a reference.

9. Either t_h(RHrd) or t_h(CHrd) must be satisfied for a read cycle.

10. Output Enable controlled write. Output remains in the high-impedance state for the entire cycle.

11. Write cycles only.

12. Read-modify write operation only.

13. TRG must disable the output buffers prior to applying data to the DQ pins.

14. Read cycles only.

15. Maximum value specified only to guarantee access time.

16. CAS-before-RAS refresh operation only.

timing requirements over recommended supply voltage range and operating free-air temperature range † (concluded)

	ALT. SYMBOL	TMS44C251-10		TMS44C251-12		TMS44C251-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _d (GHD) Delay time, TRG high before data applied at DQ		25		30		30		ns
t _d (RLTH) Delay time, RAS low to TRG high (see Notes 17 and 18)	t _{RTH}	Early load		t _h (TRG)	t _h (TRG)	t _h (TRG)		ns
		Mid-line real-time load		70	80	95		
t _d (RLSH) Delay time, RAS low to first SC high after TRG high (see Note 18)	t _{RSD}	85		95		115		ns
t _d (CLSH) Delay time, CAS low to first SC high after TRG high (see Note 18)	t _{CSD}	40		45		55		ns
t _d (SCTR) Delay time, SC high to TRG high (see Notes 18 and 19)	t _{TSL}	10		10		15		ns
t _d (THRH) Delay time, TRG high to RAS high (see Note 18)		-10		-10		-15		ns
t _d (SCRL) Delay time, SC high to RAS low with TRG = W = low (see Notes 20 and 21)	t _{SRS}	10		10		15		ns
t _d (SCSE) Delay time, SC high to SE high in serial input mode	t _{SRD}	20		20		25		ns
t _d (RHSC) Delay time, RAS high to SC high (see Note 21)	t _{TRP}	25		30		45		ns
t _d (THRL) Delay time, TRG high to RAS low (see Note 22)	t _{TSD}		t _w (RH)		t _w (RH)		t _w (RH)	ns
t _d (THSC) Delay time, TRG high to SC high (see Note 22)	t _{SWS}	10		10		15		ns
t _d (SESC) Delay time, SE low to SC high (see Note 23)		25		25		30		ns
t _d (RHMS) Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split read transfer cycles		25		30		40		ns
t _d (TPRL) Delay time, first (TAP) rising edge of SC after boundary switch to RAS low during split read transfer cycles		20		25		30		ns
t _{rf} (MA) Refresh time interval, memory	t _{REF}		8		8		8	ms
t _t Transition time	t _T	3	50	3	50	3	50	ns

†Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 17. TRG may be brought high "early" when real time memory to register data transfer is not required, provided that the t_h(TRG), t_d(SCTR), and t_d(RLSH) specifications are met.

18. Memory to register (read) transfer cycles only.

19. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.

20. In a transfer write cycle, the state of SC when RAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.

21. Register to memory (write) transfer cycles only.

22. Memory to register (read) and register to memory (write) transfer cycles only.

23. Serial data-in shift cycles only.


Dynamic RAMs

4

ADVANCE INFORMATION




PARAMETER MEASUREMENT INFORMATION



a) LOAD CIRCUIT EXCEPT QSF b) QSF LOAD CIRCUIT

FIGURE 3. LOAD CIRCUIT


read cycle timing



Dynamic RAMS

4

ADVANCE INFORMATION




NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

delayed write cycle timing

Dynamic RAMs

4

ADVANCE INFORMATION



NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

write cycle state table

CYCLE	STATE				
	1	2	3	4	5
Write mask load/use Write DQs to I/Os	0	0	0	WRITE MASK	VALID DATA
Write mask load/use Block write	0	1	0	WRITE MASK	ADDR MASK
Use previous write mask Write DQs to I/Os	1	0	0	DON'T CARE	VALID DATA
Use previous write mask Block write	1	1	0	DON'T CARE	ADDR MASK
Load write mask on later of \bar{W} fall and \bar{CAS} fall	1	0	1	DON'T CARE	WRITE MASK
Load color register on later of \bar{W} fall and \bar{CAS} fall	1	1	1	DON'T CARE	COLOR DATA
Write mask disabled, Block write to all I/Os	0	1	1	DON'T CARE	ADDR MASK
Normal early or late Write operation	0	0	1	DON'T CARE	VALID DATA

Dynamic RAMs

4


ADVANCE INFORMATION

read-write/read-modify-write cycle timing


Dynamic RAMs

4

ADVANCE INFORMATION



NOTE 25: See "Write Cycle State Table" for logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.



Dynamic RAMs

4

ADVANCE INFORMATION

NOTE 26: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edges of RAS and CAS to select the desired write mode (normal, block write, etc.).

† Access time is $t_a(CP)$ or $t_a(CA)$ dependent.


‡ Output may go from the high-impedance state to an invalid data state prior to the specified access time.

enhanced page mode write cycle timing

Dynamic RAMS

4

ADVANCE INFORMATION




NOTES: 24. See "Write Cycle State Table" for logic state of "1", "2", "3", "4", and "5".
 27. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period $t_h(TRG)$ from the falling edge of RAS.
 †Referenced to CAS or W, whichever occurs last.

RAS-only refresh timing

Dynamic RAMs

4


ADVANCE INFORMATION



TEXAS INSTR (ASIC/MEMORY) 25E D

CAS-before-RAS refresh

T-46-23-17



Dynamic RAMs

4


ADVANCE INFORMATION

CAS-before-RAS refresh counter test timing

Dynamic RAMS


4

ADVANCE INFORMATION



hidden refresh cycle timing

T-46-23-17



Dynamic RAMs

4

ADVANCE INFORMATION

TMS44C251
262,144 BY 4-BIT MULTI-PORT VIDEO RAM

TEXAS INSTR (ASIC/MEMORY) 25E D


write-mode control pseudo write transfer timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.

Dynamic RAMs


4

ADVANCE INFORMATION



- NOTES: 29. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.
 30. SE must be high as RAS falls in order to perform a write-mode control cycle.

data register to memory timing, serial input enabled



NOTES: 31. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).

32. See "Register Transfer Functions Table" for logic state of "1" and "3".

Dynamic RAMs

4

ADVANCE INFORMATION

262,144 BY 4-BIT MULTIPOINT VIDEO RAM

TEXAS INSTR (ASIC/MEMORY) 25E D


register transfer functions table

FUNCTION	RAS FALL			
	TRG	W	DSF (1)	SE (3)
Register to memory transfer	0	0	X	0
Register to memory transfer	0	0	1	X
Pseudo-transfer SDQ control	0	0	X	1
Memory to register transfer	0	1	0	X
Split register transfer	0	1	1	X

Dynamic RAMs

4

ADVANCE INFORMATION



Dynamic RAMs

4


ADVANCE INFORMATION

memory to data register transfer timing

Dynamic RAMs

4

ADVANCE INFORMATION




- NOTES: 33. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
34. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

TEXAS INSTR (ASIC/MEMORY) 25E D

split register mode read transfer timing

T-46-23-17



NOTE 35: There must be a minimum of one SC clock cycle between any two split register reload cycles.

Dynamic RAMs

4

ADVANCE INFORMATION

262,144 BY 4-BIT MULTIPOINT VIDEO RAM


TEXAS INSTR (ASIC/MEMORY) 25E D

split register operating sequence

Dynamic RAMS

4


ADVANCE INFORMATION



NOTE 36: In split register mode, data can be transferred from different rows to the low and high halves of the data register.

serial data-in timing

T-46-23-17



Dynamic RAMs

4

ADVANCE INFORMATION


The Serial Data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control, or pseudo-transfer, cycle. Transfer write cycles occurring between the write mode control cycle and the subsequent writing or data will not take the device out of the write mode. However, a transfer read cycle during that time will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of \overline{TRG} is a Don't Care as long as \overline{TRG} is held high when \overline{RAS} goes low to prevent data transfers between memory and data registers.

262,144 BY 4-BIT MULTIPOINT VIDEO RAM

TEXAS INSTR (ASIC/MEMORY) 25E D

serial data-out timing



NOTE 37: While reading data through the serial data register, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.

The Serial Data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

Dynamic RAMS

4

ADVANCE INFORMATION